

WHAT IS CLAIMED IS:

1 1. A controller that corrects erroneous data bytes that are stored in a sector
2 on a disk, wherein:
3 the controller performs a first attempt to correct erroneous data bytes that are
4 stored in a failed sector on the disk by decoding first level CRC and ECC bytes,
5 if the first attempt to correct the erroneous data bytes is unsuccessful, the
6 controller adds a long block membership (LBM) byte to the first level CRC and ECC bytes, the
7 LBM byte indicating whether the failed sector is part of a long block that includes a plurality of
8 sectors,
9 the controller performs a second attempt to correct the erroneous data bytes by
10 decoding second level ECC bytes, and
11 if the second attempt to correct the data bytes is unsuccessful, the controller adds
12 the LBM byte to the first level CRC and ECC bytes again and performs a third attempt to correct
13 the erroneous data bytes by decoding the second level ECC bytes to generate corrected data
14 bytes.

1 2. The controller according to claim 1 wherein the controller determines
2 whether an error pattern in the data bytes and the second level ECC bytes overlap by more than a
3 threshold value.

1 3. The controller according to claim 2 wherein the controller accepts the
2 corrected data bytes, if the error pattern and the data bytes overlap by more than the threshold
3 value and the third attempt to correct the erroneous data bytes is successful.

1 4. The controller according to claim 3 wherein the controller declares a hard
2 error if the third attempt to correct the erroneous data bytes is not successful.

1 5. The controller according to claim 3 wherein the controller declares a
2 miscorrection if the error pattern and the erroneous data bytes overlap by less than the threshold
3 value.

1 6. The controller according to claim 1 wherein the controller generates
2 syndromes for the second level ECC bytes.

1 7. The controller according to claim 6 wherein the controller decodes the
2 second level ECC bytes during the second attempt to correct the erroneous data bytes.

1 8. The controller according to claim 1 wherein the controller declares a
2 miscorrection if the controller successfully corrects the erroneous data bytes during the second
3 attempt.

1 9. The controller according to claim 1 wherein the controller includes a
2 read/write transducer interface that transmits data signals to a disk assembly.

1 10. The controller according to claim 1 wherein the controller communicates
2 with a host system.

1 11. A disk drive system comprising:
2 a controller that performs a first attempt to correct erroneous data bytes that are
3 stored in a failed sector on a disk by decoding first level CRC and ECC bytes, performs a second
4 attempt to correct the erroneous data bytes by decoding second level ECC bytes if the first
5 attempt is unsuccessful, and performs a third attempt to correct the erroneous data bytes by
6 decoding the second level ECC bytes if the second attempt is unsuccessful,
7 wherein the controller adds a long block membership (LBM) byte to the first level
8 CRC and ECC bytes if the first attempt is unsuccessful, and the controller adds the LBM byte to
9 the first level CRC and ECC bytes again if the second attempt is unsuccessful,
10 the LBM byte indicating whether the failed sector is part of a long block that
11 includes a plurality of sectors.

1 12. The disk drive system according to claim 11 wherein the controller
2 determines whether an error pattern in the data bytes and the second level ECC bytes overlap by
3 more than a threshold value.

1 13. The disk drive system according to claim 12 wherein the controller
2 accepts the corrected data bytes, if the error pattern and the data bytes overlap by more than the
3 threshold value and the third attempt to correct the erroneous data bytes is successful.

1 14. The disk drive system according to claim 13 wherein the controller
2 declares a hard error if the third attempt to correct the erroneous data bytes is not successful.

1 15. The disk drive system according to claim 13 wherein the controller
2 declares a miscorrection if the error pattern and the data bytes overlap by less than the threshold
3 value.

1 16. The disk drive system according to claim 11 wherein the controller
2 generates syndromes for the second level ECC bytes.

1 17. The disk drive system according to claim 16 wherein the controller
2 decodes the second level ECC bytes during the second attempt to correct the erroneous data
3 bytes.

1 18. The disk drive system according to claim 11 wherein the controller
2 declares a miscorrection if the controller successfully corrects the erroneous data bytes during
3 the second attempt.

1 19. The disk drive system according to claim 11 wherein the controller
2 includes a ECC read processor.

1 20. The disk drive system according to claim 11 wherein the controller
2 includes a formatter.